II.
CIRCUIT TECHNIQUES FOR DCVS LOGIC
The basic DCVS circuit comprises two parts: a binary decision tree and a load (see Fig. 1 ). The tree is specified such that: 1) when the input vector x = (xl, c. . . x.) is the true vector of the switching function Q(x), then the output Q is disconnected from node G and the node Q' is connected to G; and 2) when X =(X1,..., Xu) is the false vector of Q(x), then the reverse holds.
There are two trees required to implement a full adder, one to perform the sum and one to perform the carry function (see Fig. 2 ). These circuits, which were designed using the K-map procedure described in [3] , are used as the tree circuits for all the DCVS circuit forms examined in this paper. The various DCVS forms differ in their load circuitry, as is now described. The load for a static DCVS circuit is the simple latch shown in Fig. 3 ;~DCVS TREE- The voltage on node f' goes up to 5 V because T1 is fully ON. Node Q' is raised up to 2.5 V until T3 is in the cutoff mode. DSL circuits would be expected to be about two times faster than standard DCVS circuits on account of the need for logic swings of only half the rail-to-rail voltage difference. This should result in a reduction by two times of the charges needed to be manipulated in the circuit. menting logical functions.
In its original form the NORA structure consists of n-and p-logic gates to enhance logic flexibility. The p-logic gates usually cause long delay times and consume large areas. Using DCVS logic in the NORA technique will eliminate p-logic gates because of the inherent availability of complementary signals. The general structure of a DCVS NORA pipelined section consisting of only one dynamic gate is shown in Fig. 6 . This type of circuit technique is suitable for use in a heavily pipelined logic design, as in the case, for example, of a newly developed 8 X 8 pipelined multiplier [8] .
As Fig. 6 indicates, the load circuitry is symmetrical, and thus, for analysis purposes, only one side of it need be considered. During the evaluation phase (-~= 1), node Q is either floating or discharged depending on the inputs. The the output continues to be high regardless of the voltage of Q. If the output is low (i.e., node Q has never been discharged) and transistor T1 is ON, then the output continues to be low because no charges can be added through T2. Thus for a @ section of a pipeline, the output changes freely when @ is high and is latched at the falling edge of +.
HI.
CONVENTIONAL CMOS CIRCUIT TECHNIQUES
To provide a basis for comparison of the DCVS circuits described in Section II, conventional CMOS designs operating under static and dynamic conditions need to be considered.
The circuit used here for a static CMOS full adder is shown in Fig. 7 CMOS full-adder design were studied. One, a conventional NORA adder with serial n-and p-logic blocks, is shown in Fig. 8 . The other circuit, a modified NORA adder [9] , is shown in Fig. 9 . It contains a special three-way XOR gate to generate the sum signal.
IV.
COMPARISON OF THE FULL ADDERS
To compare the performance of the various forms of full adders, each of the circuits described in Sections II and III was simulated using SPICE. The conventional CMOS cir- The worst-case delay times quoted in Table I refer to situations where the input signals are such that the circuit operation is likely to be slowest. For example, in the conventional NORA circuit of Fig. 8 , the speed performance will be poorest when A = B = HI and C = LO, In this case, during the evaluation phase (@= 1), node F needs to be pulled down, in order to turn on the p-channel transistor through which node H, via transistor C, is connected to the output stage to render the sum signal LO. Power dissipation was computed using the procedure described by Kang [11] . The figures quoted in Table I refer to average power dissipation at the maximum frequency of operation of each circuit, i.e., as determined by the worstcase delay times. The power-delay product, normalized to the static full CMOS case, is also shown in Table I .
The output load capacitances used in the simulations are meant to represent typical load conditions. A fan-out of two was used for the dynamic designs as these circuits are buffered and would be expected to be able to drive larger loads than the static gates.
V.
DISCUSSION
Considering, first, the static designs, it appears that, the DSL technique yields a significantly faster circuit than do the other two techniques. This is to be expected due to the need for logic swings which are only one-half of the 531 rail-to-rail value. The significant differences between the other two static designs are the increased power dissipation and the reduced device count and input gate capacitance of the static DCVS circuit. The number of devices is less because the DCVS implementation uses only p-channel transistors, as opposed to both p-and n-channel devices, as pull-ups in the load and buffer circuitry. The input gate capacitance loading in the DCVS circuit is typically a factor of 2 or 3 times smaller than conventional CMOS circuits which require complementary n-and pchannel devices to be driven, since the inputs drive only n-channel tree devices.
The static DCVS circuit consumes more power than the conventional static CMOS circuit because the charging and discharging times of nodes Q and Q' in Fig. 3 depend on the turn-on and turn-off paths within the DCVS tree and these are, generally, not symmetrical. An asymmetry in the rise and fall times of the potential at nodes Q and Q' will prolong the period of current flow through the latch dtu-ing the transient state, thus increasing the power dissipation,
The apparent attractiveness of the static DSL circuit in regards to speed is negated somewhat by three possible problems which may arise when using this technique. Also the clamped logic swing is sensitive to the stack level of the DCVS tree for a fixed V~E~. The third problem is that this circuit exhibits static power dissipation. There is a direct current path to ground through transistors T1 and -T3 when Q' is low or through T2 and T4 when Q is low.
Turning now to the dynamic circuits, all the designs have a similar power-delay product.
The DCVS circuits appear to have a speed advantage, but this is achieved at the expense of an increased device count. The conventional NORA circuit, Fig. 8 
VI. CONCLUSIONS
The main conclusion to be drawn from this work is that DCVS logic offers opportunities for realizing faster circuits than are possible with conventional forms of CMOS logic, but this speed advantage is often gained at the expense of circuit area and active power consumption. The fastest static logic technique investigated was the differential split-level (IXW) version of DCVS logic. The worst-case delay time for this implementation was 14 ns, while that of a conventional CMOS circuit was 20 ns. However, DSL may have some problems in terms of static power dissipation, security of charge storage, and sensitivity of the logic swing to the number of input signals.
In dynamic operation, DCVS versions of NORA and DOMINO circuits appear to be a few nanoseconds faster (9-10 versus 10-18) titan their conventional counterparts. Further, DCVS logic may overcome the problem of accidental discharge, which appears to be a concern with one of the conventional NORA techniques evaluated in this study.
